FPGA/설정
Verilog___(* rom_style = "block" *) reg [x:0] A [Y:0]
어벙이
2020. 3. 12. 22:12
(* rom_style = "block" *) reg [x:0] A [Y:0]